PHP/PHB/PHD108NQ03LT

TrenchMOS™ logic level FET

Rev. 02 — 11 September 2002

Product data

1. Product profile

1.1 Description

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS™ technology.

Product availability:

PHP108NQ03LT in SOT78 (TO-220AB)

PHB108NQ03LT in SOT404 (D2-PAK)

PHD108NQ03LT in SOT428 (D-PAK).

1.2 Features

■ Logic level compatible

Very low on-state resistance

1.3 Applications

DC to DC converters

Switched mode power supplies

1.4 Quick reference data

 $V_{DS} = 25 \text{ V}$

■ P_{tot} = 180 W

 $I_D = 75 A$

 $R_{DSon} \le 6 \text{ m}\Omega$

2. Pinning information

Table 1: Pinning - SOT78, SOT404, SOT428, simplified outline and symbol

| Pin | Description | Simplified outline | | | Symbol |
|-----|---|--------------------|------------------------------|-----------------|---------------|
| 1 | gate (g) | | | | |
| 2 | drain (d) | [1] mb | mb | | ů |
| 3 | source (s) | | | | |
| mb | mounting base, connected to drain (d) | 1 2 3 MBK106 | 1 3 MBK116 | Top view MBK091 | д мвво76 s |
| | | SOT78 (TO-220AB) | SOT404 (D ² -PAK) | SOT428 (D-PAK) | |

[1] It is not possible to make connection to pin 2 of the SOT404 or SOT428 packages.






Limiting values

Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

| | | , , | | | |
|----------------------|--|--|-----|------|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V_{DS} | drain-source voltage (DC) | 25 °C ≤ T _j ≤ 175 °C | - | 25 | V |
| V_{DGR} | drain-gate voltage (DC) | $25 ^{\circ}\text{C} \le \text{T}_{\text{j}} \le 175 ^{\circ}\text{C}; \text{R}_{\text{GS}} = 20 \text{k}\Omega$ | - | 25 | V |
| I _D | drain current (DC) | T_{mb} = 25 °C; V_{GS} = 5 V; Figure 2 and 3 | - | 75 | Α |
| | | T_{mb} = 100 °C; V_{GS} = 5 V; Figure 2 and 3 | - | 60 | Α |
| V_{GS} | gate-source voltage | | - | ±20 | V |
| I _{DM} | peak drain current | T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; Figure 3 | - | 108 | Α |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; Figure 1 | - | 180 | W |
| T _{stg} | storage temperature | | -55 | +175 | °C |
| Tj | junction temperature | | -55 | +175 | °C |
| Source-d | drain diode | | | | |
| Is | source (diode forward) current (DC) | T _{mb} = 25 °C | - | 75 | Α |
| I _{SM} | peak source (diode forward) current | T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$ | - | 108 | Α |
| Avalanci | he ruggedness | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | unclamped inductive load; I_D = 43 A; t_p = 0.25 ms; $V_{DD} \le$ 15 V; R_{GS} = 50 Ω ; V_{GS} = 10 V; starting T_j = 25 °C | - | 180 | mJ |
| | | | | | |



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$


Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$$V_{GS} \ge 5 \text{ V}$$

$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature.



T_{mb} = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

4. Thermal characteristics

Table 3: Thermal characteristics

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|--|-----|-----|-----|------|
| R _{th(j-mb)} | thermal resistance from junction to mounting base | Figure 4 | - | - | 8.0 | K/W |
| $R_{th(j-a)}$ | thermal resistance from junction to ambient | | | | | |
| | SOT78 | vertical in still air | - | 60 | - | K/W |
| | SOT428 | SOT428 minimum footprint; mounted on a PCB | - | 75 | - | K/W |
| | SOT404 and SOT428 | SOT404 minimum footprint; mounted on a PCB | - | 50 | - | K/W |

4.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.

5. Characteristics

Table 4: Characteristics

 $T_i = 25 \,^{\circ}C$ unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--|--------------------------------------|---|-----|------|-----|-----------|
| Static ch | aracteristics | | | | | |
| V _{(BR)DSS} | drain-source breakdown voltage | $I_D = 250 \mu\text{A}; V_{GS} = 0 \text{V}$ | | | | |
| | | T _j = 25 °C | 25 | - | - | V |
| | | T _j = −55 °C | 22 | - | - | V |
| $V_{GS(th)}$ | gate-source threshold voltage | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ Figure 9}$ | 1 | - | 2 | V |
| I _{DSS} | drain-source leakage current | $V_{DS} = 25 \text{ V}; V_{GS} = 0 \text{ V}$ | | | | |
| | | T _j = 25 °C | - | 0.05 | 1 | μΑ |
| | | T _j = 175 °C | - | - | 500 | μΑ |
| I _{GSS} | gate-source leakage current | $V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$ | - | 0.02 | 100 | nΑ |
| R _{DSon} drain-source on-state resistance | | $V_{GS} = 5 \text{ V}$; $I_D = 25 \text{ A}$; Figure 7 and 8 | | | | |
| | | T _j = 25 °C | - | 6.2 | 7.5 | $m\Omega$ |
| | | T _j = 175 °C | - | 10 | 14 | $m\Omega$ |
| | | V _{GS} = 10 V; I _D = 25 A | - | 5.1 | 6.0 | $m\Omega$ |
| Dynamic | characteristics | | | | | |
| Q _{g(tot)} | total gate charge | $I_D = 40 \text{ A}$; $V_{DD} = 15 \text{ V}$; $V_{GS} = 5 \text{ V}$; Figure 13 | - | 23 | - | nC |
| Q _{gs} | gate-source charge | | - | 8.4 | - | nC |
| Q _{gd} | gate-drain (Miller) charge | | - | 7.3 | 9.9 | nC |
| C _{iss} | input capacitance | $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}; Figure 11$ | - | 1990 | - | pF |
| C _{oss} | output capacitance | | - | 580 | - | pF |
| C _{rss} | reverse transfer capacitance | | - | 230 | - | pF |
| t _{d(on)} | turn-on delay time | V_{DD} = 15 V; R_D = 0.6 Ω ; V_{GS} = 5 V; R_G = 10 Ω | - | 24 | - | ns |
| t _r | rise time | | - | 102 | - | ns |
| t _{d(off)} | turn-off delay time | | - | 53 | - | ns |
| t _f | fall time | - | - | 54 | - | ns |
| Source-d | drain diode | | | | | |
| V_{SD} | source-drain (diode forward) voltage | I _S = 25 A; V _{GS} = 0 V; Figure 12 | - | 0.9 | 1.2 | V |
| t _{rr} | reverse recovery time | $I_S = 20 \text{ A}; dI_S/dt = -100 \text{ A/}\mu\text{s}; V_{GS} = 0 \text{ V};$ | - | 34 | - | ns |
| Q _r | recovered charge | $V_{DS} = 25 \text{ V}$ | | 27 | - | nC |

003aaa193




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.






Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain source on-state resistance factor as a function of junction temperature.




 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_i = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




 $V_{GS} = 0 V$; f = 1 MHz

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



 T_i = 25 °C and 175 °C; V_{GS} = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



 $I_D = 40 \text{ A}; V_{DD} = 15 \text{ V}$

Fig 13. Gate-source voltage as a function of gate charge; typical values.


Q

TrenchMOS™ logic level FET

Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78



10 mm 5 scale

DIMENSIONS (mm are the original dimensions)

| UNIT | A | A ₁ | b | b ₁ | C | D | D ₁ | E | е | L | L ₁ ⁽¹⁾ | L ₂ max. | р | q | Q |
|------|------------|----------------|------------|----------------|------------|--------------|----------------|-------------|------|--------------|-------------------------------|------------------------|------------|------------|------------|
| mm | 4.5 4.1 | 1.39 1.27 | 0.9 0.7 | 1.3 1.0 | 0.7 0.4 | 15.8 15.2 | 6.4 5.9 | 10.3 9.7 | 2.54 | 15.0 13.5 | 3.30 2.79 | 3.0 | 3.8 3.6 | 3.0 2.7 | 2.6 2.2 |

Note

1. Terminals in this zone are not tinned.

| OUTLINE | | REFER | ENCES | EUROPEAN | ISSUE DATE |
|---------|-----|-----------------|-------|------------|---------------------------------|
| VERSION | IEC | JEDEC | EIAJ | PROJECTION | ISSUE DATE |
| SOT78 | | 3-lead TO-220AB | SC-46 | | 00-09-07 01-02-16 |

Fig 14. SOT78 (TO-220AB).

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads (one lead cropped)

SOT404




Fig 15. SOT404 (D²-PAK).

SOT404

99-06-25

01-02-12

Plastic single-ended surface mounted package (Philips version of D-PAK); 3 leads (one lead cropped)

SOT428




Fig 16. SOT428 (D-PAK).

7. Revision history

Table 5: Revision history

| Rev | Date | CPCN | Description |
|-----|----------|------|---|
| 02 | 20020911 | - | Product data; second version; supersedes version of 18 December 2001. |
| | | | Section 3 "Limiting values" Addition of E _{DS(AL)S} . |
| | | | Graphs updated to latest standard. |
| 01 | 20011218 | - | Product data; initial version |

8. Data sheet status

| Data sheet status ^[1] | Product status ^[2] | Definition |
|----------------------------------|-------------------------------|--|
| Objective data | Development | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. |
| Preliminary data | Qualification | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. |
| Product data | Production | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

^[1] Please consult the most recently issued data sheet before initiating or completing a design.

9. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

10. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

11. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit http://www.semiconductors.philips.com. For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

^[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

PHP/PHB/PHD108NQ03LT

Philips Semiconductors

TrenchMOS™ logic level FET

Contents

| 1 | Product profile |
|-----|-----------------------------|
| 1.1 | Description |
| 1.2 | Features |
| 1.3 | Applications 1 |
| 1.4 | Quick reference data1 |
| 2 | Pinning information 1 |
| 3 | Limiting values |
| 4 | Thermal characteristics4 |
| 4.1 | Transient thermal impedance |
| 5 | Characteristics5 |
| 6 | Package outline 9 |
| 7 | Revision history |
| 8 | Data sheet status |
| 9 | Definitions |
| 10 | Disclaimers |
| 11 | Tradomarks 13 |

© Koninklijke Philips Electronics N.V. 2002. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 11 September 2002

Document order number: 9397 750 10159

